

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (currently amended) A method, comprising:

determining at a requesting agent processor that Input Output (IO) traffic is to be received at a target processor cache, wherein the target processor is different than the requesting agent processor;

receiving from [[a]] the requesting agent processor routing information associated with ~~Input Output (IO)~~ the IO traffic; and

arranging for the IO traffic to be transferred directly into [[a]] the target processor cache in accordance with the routing information.

2. (currently amended) The method of claim 1, wherein the routing information is received from an IO driver executing at the requesting agent processor.

3. (currently amended) The method of claim 1, wherein the routing information includes at least one of: (i) a memory address, (ii) a target processor identifier, (iii) a direct transfer on/off indication, (iv) a cache allocation/update indication, (v) a routing policy, (vi) a routing condition, (vii) a routing preference, (viii) coherence information, [[and]] or (ix) an allocation policy.

4. (currently amended) The method of claim 1, wherein the IO traffic is associated with at least one of: (i) a network, (ii) a network interface controller, (iii) a disk drive controller, (iv) a peripheral component interconnect interface, (v) a universal serial bus interface, [[and]] or (vi) a 1394 interface.

5. (original) The method of claim 1, wherein the arranging is performed in a multi-processor system that includes a plurality of potential target processor caches.

6. (currently amended) The method of claim 1, wherein the arranging is performed by at least one of: (i) a direct memory access controller, [[and]] or (ii) a IO controller hub.

7. (original) The method of claim 1, wherein the IO traffic includes information packets.

8. (original) The method of claim 1, further comprising:

receiving the IO traffic; and

determining whether the IO traffic should be stored in system memory or be transferred directly into the target processor cache.

9. (original) The method of claim 1, wherein the routing information indicates that one type of IO traffic should be transferred directly into the target processor cache while another type of IO traffic should be transferred directly into another target processor cache.

10. (currently amended) The method of claim 1, wherein the IO traffic is received from at least one of: (i) a network fabric, and (ii) a disk drive, a (iii) a graphics device, [[and]] or (iv) a peripheral device.

11. (original) The method of claim 1, wherein the IO traffic is transferred into the target processor cache in accordance with a chipset's platform routing function.

12. (currently amended) An article, comprising:

a first storage medium having stored thereon instructions that when executed by a machine result in the following:

determining at a requesting agent processor that Input Output (IO) traffic is to be received at a target processor cache, wherein the target processor is different than the requesting agent processor;

a second storage medium having stored thereon instructions that when executed by a machine result in the following:

receiving from ~~[[a]]~~ the requesting agent processor routing information associated with ~~Input Output (IO)~~ the IO traffic; and

arranging for the IO traffic to be transferred directly into ~~[[a]]~~ the target processor cache in accordance with the routing information.

13. (currently amended) The article of claim 12, wherein, wherein the routing information is received from an IO driver executing at the requesting agent processor.

14. (currently amended) The article of claim 12, wherein the routing information includes at least one of: (i) a memory address, (ii) a target processor identifier, (iii) a direct transfer on/off indication, (iv) a cache allocation/update indication, (v) a routing policy, (vi) a routing condition, (vii) a routing preference, (viii) coherence information, ~~[[and]]~~ or (ix) an allocation policy.

15. (currently amended) An apparatus, comprising:

an input path to receive from a requesting agent processor routing information associated with Input Output (IO) traffic; and

a processing element to arrange for the IO traffic to be transferred directly into a [[target processor cache]] destination in accordance with the routing information, wherein the destination may be associated with a system memory for one type of IO traffic and with a processor cache for another type of IO traffic.

16. (currently amended) The apparatus of claim 15, wherein the routing information is received from an IO driver executing at the requesting agent processor.

17. (currently amended) The apparatus of claim 15, wherein the routing information includes at least one of: (i) a memory address, (ii) a target processor identifier, (iii) a direct transfer on/off indication, (iv) a cache allocation/update indication, (v) a routing policy, (vi) a routing condition, (vii) a routing preference, (viii) coherence information, [[and]] or (ix) an allocation policy.

18. (currently amended) A method, comprising:

determining at a requesting agent processor routing information associated with Input Output (IO) traffic; and

providing the routing information to a write agent adapted to arrange for the IO traffic to be transferred directly into a target processor cache in accordance with the routing information, wherein the target processor is different than the requesting agent processor.

19. (currently amended) The method of claim 18, wherein said ~~provided~~ providing is performed via an IO driver.

20. (currently amended) A system, comprising:

a network fabric;

a network interface controller coupled to the network fabric;

a requesting agent processor;

a target processor having a target cache, wherein the target processor is different than the requesting agent processor; and

a write agent, including:

an input path to receive from ~~[[a]]~~ the requesting agent processor routing information associated with Input Output (IO) traffic; and

a processing element to arrange for the IO traffic to be transferred directly into a target processor cache in accordance with the routing information.

21. (original) The system of claim 20, wherein an IO driver executing at the requesting processor provides the routing information to the write agent.